florian
|
5bb4049737
* remove accidently committed debug statement
|
hai 6 meses |
florian
|
971d97c179
+ RiscV: make use of the fmv.w.x/fmv.d.x instruction to load 0.0
|
hai 6 meses |
florian
|
1202b2612f
+ RiscV: make use of the fl* rd,symbol,rd pseudoinstruction
|
hai 6 meses |
florian
|
c3110dfaa9
+ RiscV: make use of the fneg.* instruction
|
hai 7 meses |
florian
|
2c5a070959
+ random bits for quad support on RiscV
|
hai 7 meses |
florian
|
27a0da5a20
* typo corrected
|
hai 8 meses |
florian
|
6ef37d999a
+ Risc-V: instructions of B extension
|
hai 1 ano |
florian
|
a05aa25aad
* Risc-V: allow also register aliases in register modification lists after asm blocks, last part to resolve #39738
|
%!s(int64=3) %!d(string=hai) anos |
florian
|
ec3a04da9b
+ forgotten pseudo-instructions added
|
%!s(int64=3) %!d(string=hai) anos |
florian
|
eaeb8b70ff
+ added Risc-V register information file generation to the compiler Makefile
|
%!s(int64=3) %!d(string=hai) anos |
florian
|
4556cb35d1
+ completed Risc-V 64 pseudo instructions
|
%!s(int64=3) %!d(string=hai) anos |
florian
|
6a00f9f403
* unified Risc-V 32 and 64 cpubase.pas
|
%!s(int64=3) %!d(string=hai) anos |