Jonas Maebe d452686c39 * moved pbestrealtype from symdef to symcpu hace 11 años
..
aasmcpu.pas 20dbda751a * fixed sparc compilation after addr_lo/hi changes hace 18 años
aoptcpu.pas da910d654c + SPARC: two more peephole optimizations hace 11 años
aoptcpub.pas 2f5ce095ce * RefsHaveIndexReg -> cpurefshaveindexreg hace 13 años
aoptcpud.pas 790a4fe2d3 * log and id tags removed hace 20 años
cgcpu.pas 534ecbda9f * SPARC: r26561 caused a_op_const_reg_reg used for zero-extending 8-bit values to be optimized away. Fixed by replacing it with an explicit instruction. hace 11 años
cpubase.pas eaba90dda7 * SPARC: since peephole optimizer recognizes only one conditional branching instruction, generate all branches using A_Bxx opcode, and change it to A_FBxx if necessary when writing assembler. This enables optimization of floating-point branches. hace 11 años
cpuelf.pas 0aa7204707 + Added codes of dynamic relocations to TElfTarget; since most targets use similar dynamic relocation model differing only in code values, this will allow to do majority of handling in the base class. hace 12 años
cpugas.pas 5e6669890a Handle asmextraopt in powerpc, mips and sparc assemblers hace 11 años
cpuinfo.pas e190f76dd9 * removed spaces from sparc cpu name strings so they can be much easier used hace 13 años
cpunode.pas b57c95043f + support overriding tdef/tsym methods with target-specific functionality: hace 11 años
cpupara.pas 2c02e8a726 - i386, x86_64, SPARC: removed paramanager.getintparaloc overrides, it is handled by generic implementation since r24716. hace 11 años
cpupi.pas 176d8434e4 * SPARC: completely rewrote PIC-related code, got it twice shorter in source lines and much less instructions in generated code. hace 11 años
cputarg.pas 7587145320 Add possibility to test sparc elf generator with -dTEST_AGSPARC_ELF hace 13 años
hlcgcpu.pas 72e9cfee24 * create/destroy also the high level code generator for all architectures, hace 14 años
itcpugas.pas 790a4fe2d3 * log and id tags removed hace 20 años
ncpuadd.pas 4065483a50 * completed thlcgobj.location_force_fpureg(), use it everywhere and removed hace 11 años
ncpucall.pas 51825b6f2e compiler: change ret_in_param to accept tabstractprocdef instead of tproccalloption to allow check more options (required for record constructor implementation) hace 12 años
ncpucnv.pas 4065483a50 * completed thlcgobj.location_force_fpureg(), use it everywhere and removed hace 11 años
ncpuinln.pas 4065483a50 * completed thlcgobj.location_force_fpureg(), use it everywhere and removed hace 11 años
ncpumat.pas 4065483a50 * completed thlcgobj.location_force_fpureg(), use it everywhere and removed hace 11 años
ncpuset.pas e163a2c813 * MIPS and SPARC: determine whether case expression is in range using a single unsigned comparison (like it is done on other targets). hace 11 años
opcode.inc 9a486d73ba + SPARC: support FNEGd/FNEGq internal instructions, and use them to implement floating-point negation more efficiently. hace 11 años
racpu.pas 18eb495d0f * give a regular error message instead of an internal error on x86 hace 18 años
racpugas.pas eaba90dda7 * SPARC: since peephole optimizer recognizes only one conditional branching instruction, generate all branches using A_Bxx opcode, and change it to A_FBxx if necessary when writing assembler. This enables optimization of floating-point branches. hace 11 años
rgcpu.pas d2a9308181 + SPARC: implemented register spill replacement. hace 11 años
rspcon.inc c3da1aa542 Reenabled D0-D30 registers hace 13 años
rspdwrf.inc c3da1aa542 Reenabled D0-D30 registers hace 13 años
rspnor.inc c3da1aa542 Reenabled D0-D30 registers hace 13 años
rspnum.inc c3da1aa542 Reenabled D0-D30 registers hace 13 años
rsprni.inc c3da1aa542 Reenabled D0-D30 registers hace 13 años
rspsri.inc c3da1aa542 Reenabled D0-D30 registers hace 13 años
rspstab.inc c3da1aa542 Reenabled D0-D30 registers hace 13 años
rspstd.inc c3da1aa542 Reenabled D0-D30 registers hace 13 años
rspsup.inc c3da1aa542 Reenabled D0-D30 registers hace 13 años
spreg.dat c3da1aa542 Reenabled D0-D30 registers hace 13 años
strinst.inc 9a486d73ba + SPARC: support FNEGd/FNEGq internal instructions, and use them to implement floating-point negation more efficiently. hace 11 años
symcpu.pas d452686c39 * moved pbestrealtype from symdef to symcpu hace 11 años