Jonas Maebe d452686c39 * moved pbestrealtype from symdef to symcpu пре 11 година
..
aasmcpu.pas 20dbda751a * fixed sparc compilation after addr_lo/hi changes пре 18 година
aoptcpu.pas da910d654c + SPARC: two more peephole optimizations пре 11 година
aoptcpub.pas 2f5ce095ce * RefsHaveIndexReg -> cpurefshaveindexreg пре 13 година
aoptcpud.pas 790a4fe2d3 * log and id tags removed пре 20 година
cgcpu.pas 534ecbda9f * SPARC: r26561 caused a_op_const_reg_reg used for zero-extending 8-bit values to be optimized away. Fixed by replacing it with an explicit instruction. пре 11 година
cpubase.pas eaba90dda7 * SPARC: since peephole optimizer recognizes only one conditional branching instruction, generate all branches using A_Bxx opcode, and change it to A_FBxx if necessary when writing assembler. This enables optimization of floating-point branches. пре 11 година
cpuelf.pas 0aa7204707 + Added codes of dynamic relocations to TElfTarget; since most targets use similar dynamic relocation model differing only in code values, this will allow to do majority of handling in the base class. пре 12 година
cpugas.pas 5e6669890a Handle asmextraopt in powerpc, mips and sparc assemblers пре 11 година
cpuinfo.pas e190f76dd9 * removed spaces from sparc cpu name strings so they can be much easier used пре 13 година
cpunode.pas b57c95043f + support overriding tdef/tsym methods with target-specific functionality: пре 11 година
cpupara.pas 2c02e8a726 - i386, x86_64, SPARC: removed paramanager.getintparaloc overrides, it is handled by generic implementation since r24716. пре 11 година
cpupi.pas 176d8434e4 * SPARC: completely rewrote PIC-related code, got it twice shorter in source lines and much less instructions in generated code. пре 11 година
cputarg.pas 7587145320 Add possibility to test sparc elf generator with -dTEST_AGSPARC_ELF пре 13 година
hlcgcpu.pas 72e9cfee24 * create/destroy also the high level code generator for all architectures, пре 14 година
itcpugas.pas 790a4fe2d3 * log and id tags removed пре 20 година
ncpuadd.pas 4065483a50 * completed thlcgobj.location_force_fpureg(), use it everywhere and removed пре 11 година
ncpucall.pas 51825b6f2e compiler: change ret_in_param to accept tabstractprocdef instead of tproccalloption to allow check more options (required for record constructor implementation) пре 12 година
ncpucnv.pas 4065483a50 * completed thlcgobj.location_force_fpureg(), use it everywhere and removed пре 11 година
ncpuinln.pas 4065483a50 * completed thlcgobj.location_force_fpureg(), use it everywhere and removed пре 11 година
ncpumat.pas 4065483a50 * completed thlcgobj.location_force_fpureg(), use it everywhere and removed пре 11 година
ncpuset.pas e163a2c813 * MIPS and SPARC: determine whether case expression is in range using a single unsigned comparison (like it is done on other targets). пре 11 година
opcode.inc 9a486d73ba + SPARC: support FNEGd/FNEGq internal instructions, and use them to implement floating-point negation more efficiently. пре 11 година
racpu.pas 18eb495d0f * give a regular error message instead of an internal error on x86 пре 18 година
racpugas.pas eaba90dda7 * SPARC: since peephole optimizer recognizes only one conditional branching instruction, generate all branches using A_Bxx opcode, and change it to A_FBxx if necessary when writing assembler. This enables optimization of floating-point branches. пре 11 година
rgcpu.pas d2a9308181 + SPARC: implemented register spill replacement. пре 11 година
rspcon.inc c3da1aa542 Reenabled D0-D30 registers пре 13 година
rspdwrf.inc c3da1aa542 Reenabled D0-D30 registers пре 13 година
rspnor.inc c3da1aa542 Reenabled D0-D30 registers пре 13 година
rspnum.inc c3da1aa542 Reenabled D0-D30 registers пре 13 година
rsprni.inc c3da1aa542 Reenabled D0-D30 registers пре 13 година
rspsri.inc c3da1aa542 Reenabled D0-D30 registers пре 13 година
rspstab.inc c3da1aa542 Reenabled D0-D30 registers пре 13 година
rspstd.inc c3da1aa542 Reenabled D0-D30 registers пре 13 година
rspsup.inc c3da1aa542 Reenabled D0-D30 registers пре 13 година
spreg.dat c3da1aa542 Reenabled D0-D30 registers пре 13 година
strinst.inc 9a486d73ba + SPARC: support FNEGd/FNEGq internal instructions, and use them to implement floating-point negation more efficiently. пре 11 година
symcpu.pas d452686c39 * moved pbestrealtype from symdef to symcpu пре 11 година