| .. |
|
aoptcpu.pas
|
19c8abac0b
+ enable jump optimizer for i8086
|
%!s(int64=12) %!d(string=hai) anos |
|
aoptcpub.pas
|
19c8abac0b
+ enable jump optimizer for i8086
|
%!s(int64=12) %!d(string=hai) anos |
|
aoptcpud.pas
|
19c8abac0b
+ enable jump optimizer for i8086
|
%!s(int64=12) %!d(string=hai) anos |
|
cgcpu.pas
|
c271594b4f
+ optimized implementation of 32-bit OP_SHL,OP_SHR and OP_SAR in tcg8086.a_op_const_reg
|
%!s(int64=12) %!d(string=hai) anos |
|
cpubase.inc
|
d433408a7d
-rm BX from i8086's saved_stadard_registers array, as it interferes with returning int64 in ax:bx:cx:dx and it shouldn't be saved anyway
|
%!s(int64=12) %!d(string=hai) anos |
|
cpuinfo.pas
|
6fb9e3cfa5
the basic i8086 units: cpuinfo and cpubase
|
%!s(int64=12) %!d(string=hai) anos |
|
cpunode.pas
|
a308994423
* i8086 specific code from tcgpointerconstnode.pass_generate_code moved to an i8086 specific overriden method
|
%!s(int64=12) %!d(string=hai) anos |
|
cpupara.pas
|
ecb5a4866d
* refactored the int64 result passing in ax:bx:cx:dx to use 4 paralocs, instead of the GetNextReg hack
|
%!s(int64=12) %!d(string=hai) anos |
|
cpupi.pas
|
c916105db8
- rm ti8086procinfo.allocate_got_register as it isn't used on the i8086
|
%!s(int64=12) %!d(string=hai) anos |
|
cputarg.pas
|
eff0894a66
all the extra i8086 units added
|
%!s(int64=12) %!d(string=hai) anos |
|
hlcgcpu.pas
|
eff0894a66
all the extra i8086 units added
|
%!s(int64=12) %!d(string=hai) anos |
|
i8086att.inc
|
107a6f6552
* i8086 versions of i386*.inc and r386*.inc renamed to i8086*.inc and r8086*.inc
|
%!s(int64=12) %!d(string=hai) anos |
|
i8086atts.inc
|
107a6f6552
* i8086 versions of i386*.inc and r386*.inc renamed to i8086*.inc and r8086*.inc
|
%!s(int64=12) %!d(string=hai) anos |
|
i8086int.inc
|
107a6f6552
* i8086 versions of i386*.inc and r386*.inc renamed to i8086*.inc and r8086*.inc
|
%!s(int64=12) %!d(string=hai) anos |
|
i8086nop.inc
|
107a6f6552
* i8086 versions of i386*.inc and r386*.inc renamed to i8086*.inc and r8086*.inc
|
%!s(int64=12) %!d(string=hai) anos |
|
i8086op.inc
|
107a6f6552
* i8086 versions of i386*.inc and r386*.inc renamed to i8086*.inc and r8086*.inc
|
%!s(int64=12) %!d(string=hai) anos |
|
i8086prop.inc
|
107a6f6552
* i8086 versions of i386*.inc and r386*.inc renamed to i8086*.inc and r8086*.inc
|
%!s(int64=12) %!d(string=hai) anos |
|
i8086tab.inc
|
107a6f6552
* i8086 versions of i386*.inc and r386*.inc renamed to i8086*.inc and r8086*.inc
|
%!s(int64=12) %!d(string=hai) anos |
|
n8086add.pas
|
10b3ce1ba5
* fixed an opsize bug in ti8086addnode.second_add64bit, which caused 32-bit instructions to be emitted
|
%!s(int64=12) %!d(string=hai) anos |
|
n8086cal.pas
|
3853d06ac0
+ added n8086cal.pas, based on n386cal.pas; this pulls in nx86cal.pas as well and fixes compilation of the system unit on i8086 after the merge of the i8086 branch to trunk
|
%!s(int64=12) %!d(string=hai) anos |
|
n8086con.pas
|
a308994423
* i8086 specific code from tcgpointerconstnode.pass_generate_code moved to an i8086 specific overriden method
|
%!s(int64=12) %!d(string=hai) anos |
|
n8086inl.pas
|
97ca0fa323
- removed ti8086inlinenode.second_round_real, second_trunc_real and load_fpu_location as they mostly repeat the code in tx86inlinenode.load_fpu_location; tx86inlinenode.load_fpu_location adapted for i8086 instead
|
%!s(int64=12) %!d(string=hai) anos |
|
n8086mat.pas
|
43dba74a5c
+ implemented 64-bit shl and shr for i8086
|
%!s(int64=12) %!d(string=hai) anos |
|
n8086mem.pas
|
fd429612f8
+ initial (and not yet fully complete) implementation of far pointers on the i8086
|
%!s(int64=12) %!d(string=hai) anos |
|
r8086ari.inc
|
125a6a8720
* register id of (e)flags changed, so it doesn't overlap with dr0
|
%!s(int64=12) %!d(string=hai) anos |
|
r8086att.inc
|
125a6a8720
* register id of (e)flags changed, so it doesn't overlap with dr0
|
%!s(int64=12) %!d(string=hai) anos |
|
r8086con.inc
|
125a6a8720
* register id of (e)flags changed, so it doesn't overlap with dr0
|
%!s(int64=12) %!d(string=hai) anos |
|
r8086dwrf.inc
|
107a6f6552
* i8086 versions of i386*.inc and r386*.inc renamed to i8086*.inc and r8086*.inc
|
%!s(int64=12) %!d(string=hai) anos |
|
r8086int.inc
|
125a6a8720
* register id of (e)flags changed, so it doesn't overlap with dr0
|
%!s(int64=12) %!d(string=hai) anos |
|
r8086iri.inc
|
125a6a8720
* register id of (e)flags changed, so it doesn't overlap with dr0
|
%!s(int64=12) %!d(string=hai) anos |
|
r8086nasm.inc
|
125a6a8720
* register id of (e)flags changed, so it doesn't overlap with dr0
|
%!s(int64=12) %!d(string=hai) anos |
|
r8086nor.inc
|
107a6f6552
* i8086 versions of i386*.inc and r386*.inc renamed to i8086*.inc and r8086*.inc
|
%!s(int64=12) %!d(string=hai) anos |
|
r8086nri.inc
|
125a6a8720
* register id of (e)flags changed, so it doesn't overlap with dr0
|
%!s(int64=12) %!d(string=hai) anos |
|
r8086num.inc
|
125a6a8720
* register id of (e)flags changed, so it doesn't overlap with dr0
|
%!s(int64=12) %!d(string=hai) anos |
|
r8086op.inc
|
125a6a8720
* register id of (e)flags changed, so it doesn't overlap with dr0
|
%!s(int64=12) %!d(string=hai) anos |
|
r8086ot.inc
|
125a6a8720
* register id of (e)flags changed, so it doesn't overlap with dr0
|
%!s(int64=12) %!d(string=hai) anos |
|
r8086rni.inc
|
125a6a8720
* register id of (e)flags changed, so it doesn't overlap with dr0
|
%!s(int64=12) %!d(string=hai) anos |
|
r8086sri.inc
|
125a6a8720
* register id of (e)flags changed, so it doesn't overlap with dr0
|
%!s(int64=12) %!d(string=hai) anos |
|
r8086stab.inc
|
107a6f6552
* i8086 versions of i386*.inc and r386*.inc renamed to i8086*.inc and r8086*.inc
|
%!s(int64=12) %!d(string=hai) anos |
|
r8086std.inc
|
125a6a8720
* register id of (e)flags changed, so it doesn't overlap with dr0
|
%!s(int64=12) %!d(string=hai) anos |
|
ra8086att.pas
|
eff0894a66
all the extra i8086 units added
|
%!s(int64=12) %!d(string=hai) anos |
|
ra8086int.pas
|
eff0894a66
all the extra i8086 units added
|
%!s(int64=12) %!d(string=hai) anos |
|
rgcpu.pas
|
b321f867c6
+ trgintcpu.add_cpu_interferences for i8086 so references are properly build
|
%!s(int64=12) %!d(string=hai) anos |
nickysn
10b3ce1ba5
* fixed an opsize bug in ti8086addnode.second_add64bit, which caused 32-bit instructions to be emitted