 Jonas Maebe
|
10ae87f11c
* fixed LdrLdr2LdrMov optimisation in case the first and second ldr have
|
%!s(int64=12) %!d(string=hai) anos |
|
Jonas Maebe
|
31a3122b91
* fixed LsrAnd2Lsr test by replacing the existing buggy check with comparing
|
%!s(int64=12) %!d(string=hai) anos |
 sergei
|
a5ae26da7e
* Moved SkipEntryExitMarker method from ARM optimizer to the base one, since it is not target-dependent. Now it can be reused by other targets.
|
%!s(int64=12) %!d(string=hai) anos |
 florian
|
cb1f38b0af
* strd/ldrd are not supported by thumb
|
%!s(int64=12) %!d(string=hai) anos |
 masta
|
ff95d42216
Fix ShiftShift2Shift 1 ARM-peephole optimizer
|
%!s(int64=12) %!d(string=hai) anos |
|
florian
|
d4968e054b
+ arm: tsettings.instructionset
|
%!s(int64=12) %!d(string=hai) anos |
|
florian
|
7cef301e84
* disable optimization LdrbAnd2Ldrb for arm thumb as it is currently done
|
%!s(int64=12) %!d(string=hai) anos |
|
florian
|
d5ddf39f73
* do not do the RedundantMovProcess optimization when the involved registers are r13 or r15 and if the target is arm thumb(2)
|
%!s(int64=12) %!d(string=hai) anos |
|
florian
|
8884f1c0bf
* arm thumb2 supports only left shifted index registers up to 3 bits
|
%!s(int64=12) %!d(string=hai) anos |
|
Jonas Maebe
|
8ffb704b8c
* don't split address labels from the instruction they belong with when
|
%!s(int64=12) %!d(string=hai) anos |
|
florian
|
2806947a8f
+ FindRegAllocBackward
|
%!s(int64=12) %!d(string=hai) anos |
 Jeppe Johansen
|
fdcc68cfd7
Disabled preindex/postindexed peephole optimizations for Thumb and Thumb2
|
%!s(int64=12) %!d(string=hai) anos |
|
Jeppe Johansen
|
f3273fa87d
Optimize Add/Sub+Ldr/Str by using preindexed references
|
%!s(int64=12) %!d(string=hai) anos |
|
Jeppe Johansen
|
2d823452b7
The scheduler pass of the ARM optimizer left markers in the instruction list, which could prevent further peephole optimizations
|
%!s(int64=12) %!d(string=hai) anos |
|
masta
|
8c32802fcf
Added LdrbAnd2Ldrb Peephole optimizer for arm
|
%!s(int64=12) %!d(string=hai) anos |
|
masta
|
073cab8d86
Optimize FoldShiftLdrStr in ARM Peephole optimizer
|
%!s(int64=12) %!d(string=hai) anos |
|
Jeppe Johansen
|
c4263ced51
Disable one peephole optimization for Thumb
|
%!s(int64=12) %!d(string=hai) anos |
|
florian
|
c0d4f189e9
* and takes three operands
|
%!s(int64=12) %!d(string=hai) anos |
|
florian
|
be81b89147
* fix bugs in previous commit
|
%!s(int64=12) %!d(string=hai) anos |
|
florian
|
086ae4b999
Merge r22905 and r22906
|
%!s(int64=12) %!d(string=hai) anos |
|
florian
|
1eeeb309c7
* intial armv6m support, it is not working yet, constant pool insertation and conditional branch fixup is not working yet
|
%!s(int64=12) %!d(string=hai) anos |
|
masta
|
96ed4e7932
Fixed access to freed memory in ShiftShiftShift2ShiftShift 1a on ARM
|
%!s(int64=12) %!d(string=hai) anos |
|
florian
|
ef1c848198
* fix constant calculation for the AndAnd2And optimization if the first and is removed, noticed by Nico Erfurth
|
%!s(int64=12) %!d(string=hai) anos |
|
florian
|
9d76168b57
* refactored Bl2B condition code to make it more readable
|
%!s(int64=12) %!d(string=hai) anos |
|
florian
|
7184306a4c
+ option -Wx to generate thumb interworking safe code on arm
|
%!s(int64=12) %!d(string=hai) anos |
|
florian
|
3fff969ced
* take care of instruction in between when doing ShiftShiftShift2ShiftShift optimizations
|
%!s(int64=12) %!d(string=hai) anos |
|
florian
|
f1b8fad6dc
* make AndAnd2And working with other instructions in between
|
%!s(int64=12) %!d(string=hai) anos |
|
florian
|
fcef2dc3df
* refactored some code and introduced usage of new method RegEndOfLife
|
%!s(int64=12) %!d(string=hai) anos |
|
florian
|
82f3ec7922
* if cs_opt_level3 is not set, limit lookahead of GetNextInstructionUsingReg to one instruction:
|
%!s(int64=12) %!d(string=hai) anos |
|
florian
|
a78af5b8fe
+ AndLslXsr2And and AndLsl2Lsl optimization
|
%!s(int64=12) %!d(string=hai) anos |
