 florian
|
8c5606b41d
+ support mmx shifting
|
пре 7 година |
 nickysn
|
aa415bfc6b
+ optimized division by negative power of 2 constants in the i8086 code
|
пре 8 година |
|
nickysn
|
b92b0eac83
* also improve the code, generated for signed division by 2 on i8086, when
|
пре 8 година |
|
nickysn
|
bb7cd4866d
* corrected comment in x86 division code - it said "signed", when it actually meant "negative"
|
пре 8 година |
|
nickysn
|
b8c4dd9e18
+ implemented 64-bit OP_SHR,OP_SHL and OP_SAR in a_op64_reg_reg for i8086 and
|
пре 8 година |
|
nickysn
|
a82c89d894
+ implemented OP_SHR,OP_SHL and OP_SAR in a_op64_const_reg for i8086. The shlshr
|
пре 8 година |
|
nickysn
|
b957b65ec8
* generate better i8086 code for 64-bit shl/shr, by masking the shift count by 63
|
пре 8 година |
|
nickysn
|
7e6ba9db2a
* do an even better optimization (swap registers in the result, saving 2 mov
|
пре 9 година |
|
nickysn
|
ff5eed1c00
* user xor reg,reg to zero out registers in the i8086 optimized 64-bit shl code
|
пре 9 година |
|
nickysn
|
6ece867305
* in the i8086 64-bit shl code, use jcxz instead of test cx,cx+jz when
|
пре 9 година |
|
nickysn
|
dc92c3eb09
+ i8086 optimization for the code generated for 64-bit shl/shr with a constant in the range 32..47
|
пре 9 година |
|
nickysn
|
44f6f607c5
* optimized the generated code on i8086 for 64-bit shl/shr with constant >=48
|
пре 9 година |
 Károly Balogh
|
dd67fa8c5c
* fixed DFA warnings for i8086
|
пре 11 година |
|
nickysn
|
dc432918da
+ enabled the use of the DIV/IDIV instruction for 16-bit div/mod on i8086
|
пре 11 година |
|
nickysn
|
bd083c0b8e
* ti8086moddivnode.pass_generate_code converted to 16-bit. Note that this code
|
пре 11 година |
|
nickysn
|
43dba74a5c
+ implemented 64-bit shl and shr for i8086
|
пре 12 година |
|
nickysn
|
19cbff220e
+ added unit n8086mat, based on n386mat; TODO: adapt to i8086
|
пре 12 година |
