sergei eeb15fc445 * Added virtual method tprocinfo.postprocess_code and moved target-specific processing from base class into target-specific descendant classes (ARM and AVR, other targets still to do). il y a 11 ans
..
aasmcpu.pas 2227045e23 Replace forbidden chars in more places in the GAS assembler writer. il y a 11 ans
agavrgas.pas 6d4a9aad66 pass new asm extra opt using -ao option il y a 11 ans
aoptcpu.pas 2227045e23 Replace forbidden chars in more places in the GAS assembler writer. il y a 11 ans
aoptcpub.pas e33550b67d Added support for X,Y,and Z register aliases plus low/high forms, and post-incrementation in AVR assembler reader. il y a 11 ans
aoptcpud.pas bc73f9021c Merged revisions 5891-10167,10169-10180 via svnmerge from il y a 17 ans
avrreg.dat 4dee21c60e + NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added il y a 13 ans
cgcpu.pas 10522e9779 Disabled a_adjust_sp optimized steps for now. il y a 11 ans
cpubase.pas e33550b67d Added support for X,Y,and Z register aliases plus low/high forms, and post-incrementation in AVR assembler reader. il y a 11 ans
cpuinfo.pas b2b26f84cf * partially merged the mips-embedded branch of Michael Ring: il y a 11 ans
cpunode.pas b57c95043f + support overriding tdef/tsym methods with target-specific functionality: il y a 11 ans
cpupara.pas 2227045e23 Replace forbidden chars in more places in the GAS assembler writer. il y a 11 ans
cpupi.pas eeb15fc445 * Added virtual method tprocinfo.postprocess_code and moved target-specific processing from base class into target-specific descendant classes (ARM and AVR, other targets still to do). il y a 11 ans
cputarg.pas 0e13d07a31 + more avr code il y a 17 ans
hlcgcpu.pas ac419e1cb4 + passthrough hlcgpu for AVR il y a 13 ans
itcpugas.pas 8d960cb608 + implementation of shifting operations for avr il y a 14 ans
navradd.pas ecd0749d73 * class name in comment fixed il y a 13 ans
navrcnv.pas f419966f06 + generic second_int_to_bool, depends on OP_OR setting flags il y a 14 ans
navrmat.pas d2aa35e9de * throw an internal error if code generation depends on expectloc but expectloc and real loc do not match il y a 13 ans
raavr.pas 0e13d07a31 + more avr code il y a 17 ans
raavrgas.pas e33550b67d Added support for X,Y,and Z register aliases plus low/high forms, and post-incrementation in AVR assembler reader. il y a 11 ans
ravrcon.inc 4dee21c60e + NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added il y a 13 ans
ravrdwa.inc 4dee21c60e + NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added il y a 13 ans
ravrnor.inc 4dee21c60e + NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added il y a 13 ans
ravrnum.inc 4dee21c60e + NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added il y a 13 ans
ravrrni.inc 4dee21c60e + NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added il y a 13 ans
ravrsri.inc 4dee21c60e + NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added il y a 13 ans
ravrsta.inc 4dee21c60e + NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added il y a 13 ans
ravrstd.inc 4dee21c60e + NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added il y a 13 ans
ravrsup.inc 4dee21c60e + NR_DEFAULTFLAGS and RS_DEFAULTFLAGS for all CPUs with flags added il y a 13 ans
rgcpu.pas 53ee505d84 * fixed spilling il y a 14 ans
symcpu.pas d452686c39 * moved pbestrealtype from symdef to symcpu il y a 11 ans