 florian
|
c611adf3d8
* compilation fixes
|
пре 2 недеља |
|
florian
|
817418ef1d
* RiscV: factor out some common stuff into cpuinfo.inc
|
пре 2 недеља |
|
florian
|
876d486e59
* RiscV: check if the currently selected instruction set supports pause
|
пре 2 недеља |
 ccrause
|
0bbd64b9de
Make Zicsr and Zifencei explicitly part of subarch name since it is not included in the base ISA 20191213
|
пре 3 месеци |
|
florian
|
ca1511b83c
+ RiscV: CPU type rv32imafc added
|
пре 2 месеци |
|
florian
|
682a643766
+ RiscV: CPU type rv32imaf added
|
пре 2 месеци |
|
florian
|
f65994ddcb
+ RiscV: flags for crypotography extensions
|
пре 9 месеци |
|
florian
|
da6c0e919b
+ RiscV: rv32gcb
|
пре 10 месеци |
|
florian
|
95c2a5a2d7
+ RiscV: support ZMMUL extension
|
пре 11 месеци |
|
florian
|
cfc5f17b0d
+ CPURV_HAS_ZICOND
|
пре 11 месеци |
|
florian
|
0b49fba637
+ more RiscV extensions
|
пре 1 година |
|
florian
|
a53eb8b230
+ Risc-V: make use of zext.h if available
|
пре 1 година |
|
florian
|
0366df9fbd
+ Zb* cpu capabilities
|
пре 1 година |
|
florian
|
d4816d12f7
* Risc-V 32 has also a GC variant
|
пре 1 година |
 Michael Ring
|
14b3c11c0d
Initial support for esp32-c6-s2-s3. Support for idf versions 5.0.6 and 5.2.1
|
пре 1 година |
|
florian
|
0a88683310
+ do do_consttovar on RiscV
|
пре 1 година |
 Interferon
|
c482bafdaf
There is code in the register allocator to restrict register allocation to the
|
пре 2 година |
|
Interferon
|
8382c6f586
Added generic WCH32Vx RISC-V processor types using memory size suffixes
|
пре 2 година |
|
florian
|
63199a0966
* memory sizes updated
|
пре 2 година |
|
florian
|
e9ec4a8bb3
* more riscv32-freertos-esp32c3 stuff added
|
пре 2 година |
|
florian
|
bedd4edc72
+ first work for esp32-c3 support
|
пре 2 година |
|
florian
|
19ad26afd8
* Riscv32 and Riscv64 on linux: enable safecall support
|
пре 3 година |
|
florian
|
a16f35dcb1
+ support RV32E Extension
|
пре 3 година |
|
florian
|
def37052f1
+ RiscV32: patch by kupferstecher: compiler support of CH32V30*, part of #39777
|
пре 3 година |
|
florian
|
27fb9086aa
* cleanup: cs_opt_loopunroll is a generic optimization for a long time already
|
пре 3 година |
|
florian
|
ff3acfb8cd
* cleanup of 2.7.0 defines
|
пре 4 година |
 Jonas Maebe
|
592df7fa59
* disable cs_opt_regvar on all platforms when compiled for LLVM (LLVM does
|
пре 5 година |
 Jeppe Johansen
|
2678522db5
- RISC-V: Add controller types for common RV32 MCUs.
|
пре 6 година |
|
Jeppe Johansen
|
a1a17447ff
- Fix bug in 64bit softfloat double negation.
|
пре 6 година |
 pierre
|
828a248287
Systematically include fpcdefs.inc at sart of all units used by compiler
|
пре 6 година |
