 florian
|
e1e8986462
* patch by J. Gareth Moreton, issue #36271, part 3: support for the other architectures
|
5 years ago |
|
florian
|
69786ffe73
somehow committing went wrong, second part of last commit:
|
5 years ago |
|
florian
|
5a379cc256
* fix detection of floating point constants for arm
|
6 years ago |
 Jonas Maebe
|
1b6425176b
* synchronised with trunk till r42049
|
6 years ago |
|
Jonas Maebe
|
281b3ad276
* fix case completeness and unreachable code warnings in compiler that would
|
6 years ago |
|
Jonas Maebe
|
a079e5fa80
* synchronised with trunk till r41449
|
6 years ago |
|
Jonas Maebe
|
7c4e7d6bd3
* support OS_32/OS_64 in cgsize2subreg for ARM MM registers to handle
|
6 years ago |
|
Jonas Maebe
|
bfc7c58a69
* synchronised with trunk till r40348
|
6 years ago |
 pierre
|
4657f45e74
* Change first parameter type of function is_continuous_maks to aword type.
|
6 years ago |
|
Jonas Maebe
|
8555ec1438
+ fpc_eh_return_data_regno() intrinsic to get the return register numbers
|
6 years ago |
|
pierre
|
92acd38f40
Fix for bug report #34380
|
6 years ago |
|
florian
|
4f5f3c4a09
+ support for vmov.xx vreg,#imm on arm
|
7 years ago |
 nickysn
|
518cdf9674
* replaced the saved_XXX_registers arrays with virtual methods inside
|
7 years ago |
|
Jonas Maebe
|
880d438704
* renamed t<cpuname>procinfo to tcpuprocinfo for all targets, so we can
|
8 years ago |
|
florian
|
ad71b8348e
* S1..S15 do not need to be marked as volatile as they are sub-registers of double size registers
|
9 years ago |
 Jeppe Johansen
|
5ca1740bee
Fix issue in is_thumb32_imm. imm<11:10> have to be non-zero meaning the rotate only works from 8 to 31. Caused 0x8000001F to be mistaken for a valid immediate.
|
10 years ago |
|
Jeppe Johansen
|
3d7dce81fe
Make MRS and MSR use the right encoding on Thumb architectures.
|
10 years ago |
|
Jeppe Johansen
|
71cdedea82
Add missing NOP, and B instruction forms.
|
10 years ago |
|
Jeppe Johansen
|
5c3093a937
Add most non-VFP Thumb-2 instruction entries for the ARM internal writer.
|
10 years ago |
|
Jeppe Johansen
|
d023c63ad0
Add a lot of instruction table entries and missing instructions for support of most ARM32 mode instructions from ARMv4 up ARMv7A.
|
10 years ago |
 masta
|
fb52392e20
Reformat and comment is_thumb32_imm
|
11 years ago |
 svenbarth
|
c48d572996
Implement support for saving and restoring address registers.
|
11 years ago |
|
florian
|
d4968e054b
+ arm: tsettings.instructionset
|
12 years ago |
|
florian
|
086ae4b999
Merge r22905 and r22906
|
12 years ago |
|
florian
|
1eeeb309c7
* intial armv6m support, it is not working yet, constant pool insertation and conditional branch fixup is not working yet
|
12 years ago |
|
florian
|
47d43750e4
* remove unused units from uses statements
|
12 years ago |
|
masta
|
e327b4581c
Use TRegNameTable instead of array[tregisterindex] of string[10]
|
12 years ago |
|
Jeppe Johansen
|
4e84431dde
Fix some optimizations which assume that there are 3 operands
|
12 years ago |
|
Jeppe Johansen
|
666332385d
Added coprocessor registers, and support for 6 operands(MCR/MRC instructions, etc)
|
12 years ago |
|
Jeppe Johansen
|
a8f9b0dac4
Added initial support for the Cortex-M4F FPv4_S16 FPU
|
12 years ago |
