| .. |
|
aasmcpu.pas
|
a73dda69b4
+ RiscV: support for real constants in assembler
|
2 weeks ago |
|
agrvgas.pas
|
8cd0f2bbf8
* RiscV: write top_realconst properly
|
1 week ago |
|
aoptcpurv.pas
|
333dede76d
* compilation fixed
|
1 month ago |
|
ccpuinnr.inc
|
d0ad23f0ba
+ forgotten file added
|
2 weeks ago |
|
cgrv.pas
|
f3aa0e27a4
* unified RiscV32 and RiscV64 overflow checking code
|
1 month ago |
|
cpubase.pas
|
582cab6342
* minor RiscV stuff
|
1 week ago |
|
cpuinfo.inc
|
817418ef1d
* RiscV: factor out some common stuff into cpuinfo.inc
|
1 week ago |
|
hlcgrv.pas
|
637976e83f
* patch by Marģers to unify internal error numbers, resolves #37888
|
5 years ago |
|
itcpugas.pas
|
582cab6342
* minor RiscV stuff
|
1 week ago |
|
nrvadd.pas
|
95c2a5a2d7
+ RiscV: support ZMMUL extension
|
10 months ago |
|
nrvcnv.pas
|
ceb38833f2
Added RiscV32/64 target, from a cleaned up version of branches/laksen/riscv/trunk.
|
7 years ago |
|
nrvcon.pas
|
fdd8a0537a
* factor out trvrealconstnode.is_real_constant
|
2 weeks ago |
|
nrvinl.pas
|
876d486e59
* RiscV: check if the currently selected instruction set supports pause
|
2 weeks ago |
|
nrvmat.pas
|
c3110dfaa9
+ RiscV: make use of the fneg.* instruction
|
11 months ago |
|
nrvset.pas
|
f71871e60d
* generating a linear sub list makes no sense for RiscV
|
3 months ago |
|
nrvutil.pas
|
876d486e59
* RiscV: check if the currently selected instruction set supports pause
|
2 weeks ago |
|
pararv.pas
|
6f223a1634
* small fixes for RiscV ABI regarding floating point registers
|
2 months ago |
|
rarv.pas
|
d1fb44044f
* unified RiscV32 and RiscV64 GAS readers
|
4 years ago |
|
rarvgas.pas
|
a05aa25aad
* Risc-V: allow also register aliases in register modification lists after asm blocks, last part to resolve #39738
|
3 years ago |
|
rgcpu.pas
|
92b0ea7d02
Add explicit smallint typecast to first marameter of SarSmallint call to avoid range check errors
|
6 years ago |
|
rvreg.dat
|
8d0bdf2f16
+ RiscV: vector registers
|
11 months ago |
florian
582cab6342
* minor RiscV stuff