| .. |
|
aasmcpu.pas
|
497ff94cb0
+ fpu_fpv4_sp_d32
|
5 years ago |
|
agarmgas.pas
|
eb7ba1690e
* mark all external assemblers using an LLVM tool using af_llvm
|
5 years ago |
|
aoptcpu.pas
|
eec51afadd
* patch (with little modification) by J. Gareth Moreton: refactor ARM/Aarch64 peephole optimizer, first part of #37526
|
4 years ago |
|
aoptcpub.pas
|
281b3ad276
* fix case completeness and unreachable code warnings in compiler that would
|
6 years ago |
|
aoptcpud.pas
|
790a4fe2d3
* log and id tags removed
|
20 years ago |
|
armatt.inc
|
867df5362c
+ basic Neon support in the assembler writer
|
6 years ago |
|
armatts.inc
|
867df5362c
+ basic Neon support in the assembler writer
|
6 years ago |
|
armins.dat
|
867df5362c
+ basic Neon support in the assembler writer
|
6 years ago |
|
armnop.inc
|
867df5362c
+ basic Neon support in the assembler writer
|
6 years ago |
|
armop.inc
|
867df5362c
+ basic Neon support in the assembler writer
|
6 years ago |
|
armreg.dat
|
387824c1ee
Added some APSR register bitmask definitions.
|
10 years ago |
|
armtab.inc
|
867df5362c
+ basic Neon support in the assembler writer
|
6 years ago |
|
cgcpu.pas
|
e7d1a77f9a
* rename the ARM/AArch64-Darwin targets to ARM/AArch64-iOS
|
5 years ago |
|
cpubase.pas
|
bb6d4929d8
* Handle R_SUBMMWHOLE in reg_cgsize for R_MMREGISTER type
|
5 years ago |
|
cpuelf.pas
|
e7d1a77f9a
* rename the ARM/AArch64-Darwin targets to ARM/AArch64-iOS
|
5 years ago |
|
cpuinfo.pas
|
8ac8c79a71
+ initial support for arm-freertos largely based on patch by Michael Ring
|
5 years ago |
|
cpunode.pas
|
245b58c249
+ support for arm attributes
|
5 years ago |
|
cpupara.pas
|
e7d1a77f9a
* rename the ARM/AArch64-Darwin targets to ARM/AArch64-iOS
|
5 years ago |
|
cpupi.pas
|
e7d1a77f9a
* rename the ARM/AArch64-Darwin targets to ARM/AArch64-iOS
|
5 years ago |
|
cputarg.pas
|
8ac8c79a71
+ initial support for arm-freertos largely based on patch by Michael Ring
|
5 years ago |
|
hlcgcpu.pas
|
3fee990218
* on Mach-O, PECOFF and ELF platforms, write local symbols as hidden/
|
6 years ago |
|
itcpugas.pas
|
47d43750e4
* remove unused units from uses statements
|
12 years ago |
|
narmadd.pas
|
d772a42375
* arm: more fixes for fpu_fpv4_sp_d16
|
5 years ago |
|
narmcal.pas
|
7c2c8581b7
* get rid of fpu_vfp_first/last hack
|
5 years ago |
|
narmcnv.pas
|
96ac7f29f7
Only try to use softfpu functions when fputype is fpu_soft
|
5 years ago |
|
narmcon.pas
|
d772a42375
* arm: more fixes for fpu_fpv4_sp_d16
|
5 years ago |
|
narminl.pas
|
7c2c8581b7
* get rid of fpu_vfp_first/last hack
|
5 years ago |
|
narmld.pas
|
a2d3522812
* general-dynamic -> global-dynamic
|
5 years ago |
|
narmmat.pas
|
28f25b2df0
* reworked usage of tcgnotnode.handle_locjump
|
5 years ago |
|
narmmem.pas
|
d6de2c03cb
* generic part of r26050 from the hlcgllvm branch: made tcgvecnode hlcg-safe
|
10 years ago |
|
narmset.pas
|
07bd4ba517
* let all the case code generation work with tconstexprint instead of aint,
|
6 years ago |
|
narmutil.pas
|
3022927a6f
Handle all existing possible values for init_settings.fputype to set Tag_FP_Arch .eabi_attribute
|
5 years ago |
|
pp.lpi.template
|
1f032375c3
* improved template with help from Mattias Gaertner
|
19 years ago |
|
raarm.pas
|
780e75bfac
o patch by Jeppe Johansen to fix mantis #17472:
|
14 years ago |
|
raarmgas.pas
|
281b3ad276
* fix case completeness and unreachable code warnings in compiler that would
|
6 years ago |
|
rarmcon.inc
|
387824c1ee
Added some APSR register bitmask definitions.
|
10 years ago |
|
rarmdwa.inc
|
387824c1ee
Added some APSR register bitmask definitions.
|
10 years ago |
|
rarmnor.inc
|
387824c1ee
Added some APSR register bitmask definitions.
|
10 years ago |
|
rarmnum.inc
|
387824c1ee
Added some APSR register bitmask definitions.
|
10 years ago |
|
rarmrni.inc
|
387824c1ee
Added some APSR register bitmask definitions.
|
10 years ago |
|
rarmsri.inc
|
387824c1ee
Added some APSR register bitmask definitions.
|
10 years ago |
|
rarmsta.inc
|
387824c1ee
Added some APSR register bitmask definitions.
|
10 years ago |
|
rarmstd.inc
|
387824c1ee
Added some APSR register bitmask definitions.
|
10 years ago |
|
rarmsup.inc
|
387824c1ee
Added some APSR register bitmask definitions.
|
10 years ago |
|
rgcpu.pas
|
281b3ad276
* fix case completeness and unreachable code warnings in compiler that would
|
6 years ago |
|
symcpu.pas
|
acf02ab64b
* when creating wrappers, add a prefix to parameter names to prevent them
|
6 years ago |
|
tripletcpu.pas
|
eb7ba1690e
* mark all external assemblers using an LLVM tool using af_llvm
|
5 years ago |
florian
eec51afadd
* patch (with little modification) by J. Gareth Moreton: refactor ARM/Aarch64 peephole optimizer, first part of #37526